In response to the requirement to denser packing of LSI's, shallow trench isolation has been developed along with active device shrinkage. The trench isolation has already been applied to products however, its SiOrfilling requires very critical control in processing to avoid anomalous recess and void causing well-known "hump current" in IsV, characteristics Il].
Besides, a big difference in thermal expansion coefficients of Si and SiOr, the SiOrfilling also needs critical control to avoid crystal defects [2] which may cause fatal leakage current.
In this presentation, a novel fabrication technique is proposed providing polysilicon-filling trench isolation with "humpless" I4-Vr, potential low-stress, and low-parasitic capacitance. Although the structure itself was already proposed [3] , this study introduces a novel self-aligned formation of isolation oxide. This structure provides adequate isolation characteristics with low electric-field penetration [4] and low punchthrough current due to the polysilicon field shield.
Device Fabrication
Trench and LOCOS structures are fabricated on a same wafer. Afundamental process sequence for the trench is shown in Fig. 1 . After trench etching, the trench surface is oxidized to be l0 nm in thickness and filled with polysilicon. Then, the polysilicon is heavily doped with phosphorus. The thickness of SirNo sidewall spacer and the residual thickness of the polysilicon shown in Fig. I (5) should be controlled precisely to achieve desirable structures. An obtained isolation crosssection is shown in Fig. 2 .
As heavily doped impurities significantly enhance wet oxidation rate [5] , this impurity-enhanced oxidation (IEO) is utilized to obtain relatively thicker oxide on the isolation region compared to thinner oxide on active region. 
Conclusion
A novel fabrication technique for sub-pm trench isolation is proposed featuring polysilicon field shield and thick isolation oxide formed with impurity-enhanced oxidation. Device performance is satisfactory in terms of hump current reduction, gate leakage current suppression, and reduced junction parasitic capacitance. In addition, less susceptibility to crystal defect generation can be expected due to low stress inherent to polysilicon filling.
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